Reverse gate bias-induced degradation of AlGaN/GaN high electron mobility transistors

Chih-Yang Chang
Department of Materials Science and Engineering, University of Florida, Gainesville, Florida 32611

Travis Anderson and Jennifer Hite
U.S. Naval Research Laboratory, Washington, DC 20375

Liu Lu, Chien-Fong Lo, and Byung-Hwan Chu
Department of Chemical Engineering, University of Florida, Gainesville, Florida 32611

D. J. Cheney
Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida 32611

E. A. Douglas and B. P. Gila
Department of Materials Science and Engineering, University of Florida, Gainesville, Florida 32611

F. Ren
Department of Chemical Engineering, University of Florida, Gainesville, Florida 32611

G. D. Via
Air Force Research Laboratory, Wright Patterson Air Force Base, Ohio 45433

Patrick Whiting, R. Holzworth, and K. S. Jones
Department of Materials Science and Engineering, University of Florida, Gainesville, Florida 32611

Soohwan Jang
Department of Chemical Engineering, Dankook University, Yongin 448-701, Korea

S. J. Pearton
Department of Materials Science and Engineering, University of Florida, Gainesville, Florida 32611

(Received 14 July 2010; accepted 12 August 2010; published 23 September 2010)

A threshold reverse bias of $\sim 21$ V was observed leading to a sharp increase in the gate current of AlGaN/GaN high electron mobility transistors biased at low source-drain voltage (5 V). The gate current increases by one to two orders of magnitude at this bias, corresponding to an electric field strength around 1.8 MV cm$^{-1}$. The gate current increased by roughly five orders of magnitude after step-stressing the gate bias from 10 to 42 V in 1 V increments for 1 min at each bias. The drain current was also decreased by $\sim 20\%$ after this step-stress cycle. The photoluminescence and electroluminescence intensity from the semiconductor is decreased along the periphery of the gate region after stressing and transmission electron microscopy shows a thin native oxide layer under the gate and this disappears as the gate metal reacts with the underlying AlGaN. © 2010 American Vacuum Society. [DOI: 10.1116/1.3491038]

I. INTRODUCTION

The promising performance of AlGaN/GaN high electron mobility transistors (HEMTs) under high frequency and high output power density has intensified efforts to understand the reliability and degradation mechanisms under different operating conditions. At high source-drain biases, crystallographic defects and even cracking occur as a result of the inverse piezoelectric effect. Under these conditions, the presence of a strong electric field in the piezoelectric GaN and AlGaN leads to additional mechanical stress that is concentrated in the AlGaN barrier layer. At a high enough field, the change in AlGaN elastic energy can produce extended and point defects. During on-state stressing, other degradation mechanisms observed include thermally induced gate contact degradation and creation of traps under the gate and in the gate-drain access region. The degradation under off-state conditions is clearly electric field driven, with devices of different gate lengths failing at different drain-source biases but similar electric field thresholds. It is likely that different bias stressing conditions exacerbate different failure mechanisms because of the presence or absence of high fields, hot electron populations, or temperature increases due to self-heating. For example, in the on-state stress condition, there may be strong self-heating of the HEMT and a high density of hot electrons in the channel, but accompanied by smaller vertical electrical field and low leakage through the gate. By sharp contrast, operating in the so-called off-state with the channel pinched off increases the vertical electric field component and gate leakage, but should reduce contributions from hot electrons and self-heating.

In this article, we report on the degradation of AlGaN/GaN HEMTs under step-stressing of the gate reverse bias.

---

1Electronic mail: spear@mse.ufl.edu
The devices exhibit a threshold gate bias for the onset of increased gate leakage. The degradation of gate current is irreversible and is accompanied by a small decrease in drain-source current. Electroluminescence (EL) imaging shows the creation of dark regions along the gate periphery and a reduction in photoluminescence (PL) intensity from the degraded region. These results are consistent with the formation of nonradiative traps in the gate region. Transmission electron microscopy (TEM) shows a degree of gate sinking into the underlying AlGaN.

II. EXPERIMENT

The HEMT device structures were grown on semi-insulating 6H SiC substrates and consisted of a thin AlN nucleation layer, 2.25 μm of Fe-doped GaN buffer, 15 nm of Al0.28Ga0.72N, and a 3 nm undoped GaN cap. On-wafer Hall measurements showed sheet carrier concentrations of 1.06×10¹³ cm⁻², mobility of 1907 cm²/V s, and sheet resistivity of 310 Ω/sq. The HEMTs employed dry etched mesa isolation, Ti/Al/Ni/Au Ohmic contacts alloyed at 850 °C (contact resistance of 0.3 Ω mm), and dual-finger Ni/Au gates patterned by lift-off. The gate lengths ranged from 0.1–0.17 μm, but in these experiments we fixed the gate length at 0.14 μm. Both source-to-gate gap and gate-to-drain distances were 2 μm. These 0.14 μm gate length devices with 2×150 μm² gate width exhibited typical maximum drain currents of 1.1 A/mm, extrinsic transconductance of 250 mS/mm at VDS of 10 V, threshold voltage of −3.9 V, fT of 60 GHz, and fmax of 90 GHz. With the devices biased at 28 V, the output power is about 5 W/mm and the power added efficiency was 30% at 10 GHz. Figure 1 shows an optical micrograph of a typical HEMT used in these experiments.

Five devices were step-stressed biased at each voltage in the dark at room temperature with −10 to −42 V reverse gate voltage at a fixed source-drain bias of 5 V. The devices were stressed for 60 s at each voltage step. Self-heating effects were negligible based on the low drain-source currents under our test conditions, a fact supported by thermal simulations. All the electrical data were measured by an HP 4156C semiconductor parameter analyzer. The devices were also examined by cross-sectional TEM, and high spatial resolution EL and PL before and after stressing. EL imaging using a liquid nitrogen-cooled charge-coupled device (CCD) camera with a 50× magnification and 10 s integration time was used to examine the devices before and after stressing. No optical filters were used, so the images depict the entire spectral range of the CCD camera (200–1100 nm). Photoluminescence spectroscopy was performed at room temperature using an Ar-ion laser (excitation power of 40 mW, spot size <1 μm), operated in single line mode, emitting the 351 nm line. Photoluminescence was collected through an optical fiber and was detected via an Ocean Optics HR-4000 spectrometer using a 10 ms integration time. For the EL experiments, the stressed and unstressed devices were biased at VDS=5 V and Vgs=−2 V. Finally, we also used automatically tuned linear algebra software (ATLAS/BLAZE) to simulate the electric field at different gate biases.

III. RESULTS AND DISCUSSION

Figure 2 shows the gate current-voltage (I-V) characteristics before and after the step-stress cycle. The reverse leakage current is increased almost five orders of magnitude and the degradation was irreversible, as judged by testing the same device on subsequent days. Both before and after stress, the forward I-V’s exhibited plateaus typical of the presence of both thermionic field emission and thermionic emission mechanisms of current transport. The changes in barrier height and diode ideality factor were small (~5%
reduction in barrier height and similar increase in ideality factor). Our results are consistent with past reports which show only a small change in these parameters but a large increase in gate leakage during reverse bias stressing.\textsuperscript{2,13,18}

Figure 3 shows a threshold gate bias around \(21 +/- 1\) V for the onset of a sharp increase in gate and drain currents. This is similar to the value reported by Joh and del Alamo\textsuperscript{13} and the degradation in their work was ascribed to crystallographic defects caused by the inverse piezoelectric effect.\textsuperscript{2,7}

The electric field strength at this gate bias is around \(1.8 \text{ MV cm}^{-1}\) based on ATLAS simulations. Note that the increase in gate current is accompanied by a small decrease (\(-23\%\)) in the drain current, as shown in the output characteristics in Fig. 4 due to an increase in on-state resistance. Similarly, the transfer characteristics in Fig. 5 show a reduction in maximum transconductance from 250 to 210 mS/mm as a result of the gate bias stress cycle and a shift in threshold voltage of \(-0.6\) V. In terms of increasing the bias at which degradation commences, a change in the Al composition and use of field plates are two features that could be adjusted to achieve this increase.

The degraded devices were examined by PL, EL, and TEM.\textsuperscript{21,24,25} Representative PL spectra are shown in Fig. 6 (top) for an open area on an unstressed HEMT (labeled as “bulk”) and also for the gate periphery regions before and after the stress cycle. Note the two peaks due to the GaN centered around 366 nm and the AlGaN at 352 nm. The bottom of Fig. 6 shows spectra taken before and after stressing near the center and gate and drain ends of the gate. In all cases, the PL intensity is degraded after stressing, indicative of the introduction of nonradiative centers in the GaN and AlGaN.

Electroluminescence images from both the stressed and unstressed devices are shown in Fig. 7. The EL is very uniform along the unstressed gate finger, but there is a dark spot along the stressed finger. Furthermore, EL intensity on both fingers decreased as \(V_{ds}\) was decreased to 1 V at constant \(V_g\), and was eliminated when \(V_g\) was changed to \(-5\) V at constant \(V_{ds}\). Such images have been attributed to hot electron effects due to the high field at the gate edge.\textsuperscript{2,3} The dark spot is likely where the degradation begins and would become a failure point if one continued to stress the device.

\begin{figure}[h]
\centering
\includegraphics[width=0.8\textwidth]{fig4.png}
\caption{(Color online) Drain I-V curves before and after stress.}
\end{figure}

\begin{figure}[h]
\centering
\includegraphics[width=0.8\textwidth]{fig5.png}
\caption{(Color online) Transconductance characteristic of the AlGaN/GaN HEMTs before and after stress.}
\end{figure}

\begin{figure}[h]
\centering
\includegraphics[width=0.8\textwidth]{fig6.png}
\caption{(Color online) PL spectra of stressed and unstressed devices.}
\end{figure}

\begin{figure}[h]
\centering
\includegraphics[width=0.8\textwidth]{fig7.png}
\caption{EL images of stressed (right) and unstressed (left) gate fingers.}
\end{figure}
small source-drain gap, it was not possible to resolve if the emission was uniform across the gate-drain region, or stronger at either the gate or drain edge.

TEM images of the gate stack before (a) and after (b) step-stressing are shown in Fig. 8. The native oxide present under the gate is after stressing and the gate is still stable but shows evidence of moving into the underlying AlGaN. This is consistent with the fact that the Schottky properties of the gate contact were not severely changed as a result of the stressing and there was no intermixing of the gate metals. Note that we did not observe crack formation on the drain side of the gate edge, which is an extreme manifestation of the inverse piezoelectric mechanism when the devices are stressed for extended periods. However, changes in device performance are consistent with the creation of traps in the AlGaN barrier layer, which is the initial signature of the mechanical stress induced by the inverse piezoelectric effect.

IV. SUMMARY AND CONCLUSIONS

At the high electric fields present under reverse bias stressing of AlGaN/GaN HEMTs, the devices exhibit a five order of magnitude increase in gate current and a much smaller (~20%) decrease in drain-source current. There is a threshold bias of ~21 V at which a sharp increase in gate leakage current is observed and this is accompanied by a decrease in both PL and EL intensity from around the gate region. The results are consistent with nonradiative trap formation under and around the gate, which does not show much change in barrier height as a result of the step-stressing.

ACKNOWLEDGMENTS

This work is supported by an AFOSR MURI monitored by Kitt Reinhardt and Gregg Jessen.